

MS-7C35 Ver:10

CPU:

AMD AM4

System Chipset:

Prenium X570

(Performance gaming)

Main Memory:

DDR IV * 4S MAX:64 GB

VRM

IR35201 12+2 O

On Board Chipset:

LPC Super I/O --NCT6797D

LAN E2500

Azalia CODEC - Realtek ALC1220

ASM1143 USB3.1 Gen2

Expansion Slots:

From CPU

PCI Express X16 Slot * 1

PCI Express X8 Slot * 1

From FCH

PCI Express X1 Slot * 1

PCI Express X1 Slot * 1


PCI Express X1 Slot * 1

PCI Express X4 Slot * 1

OCP IC:

RT9553

BLOCK DIAGRAM




MSI			
MICRO-STAR INT'L CO.,LTD			
MS-7C35			
Size	Document Description	Rev	
Custom	Block Diagram	10	
Date:	Wednesday, March 06, 2019	Sheet	1 of 75

AMD AM4

01 Block Diagram	36 USB Front Side	66 Clock Gen
02 Cover Sheet	37 ASM1143 USB3.1	67 Clock Buffer
03 AM4 DDR4 I/F	38 Type A+C	68 Button/OV Ctrl
04 AM4 PCIE/SATAE	39 Type C Front	
05 AM4 Display/Audio	40 USB Charger	
06 AM4 SVI/ACPI/GPIO	41 ASM1562 REAR USB3.1	
07 AM4 LPC/SPI/USB/CLK/STRAP	42 SATA Connector	
08 AM4 Power/RTC Power/ 09 AM4 GND	43 ACPI 5VDIMM 5VDUAL & 3VSB	
10,11 DDR4-DIMM CH-A/B	44 PM-NB681GD-1.05V/GS7133-2.5V	
12,13 DDR4-POWER/GND	45 DDR PWR VPP25/VT-MP2147	
14 Promontory-PCIE/SATA/SATAE	46 DDR Power-RT8125E	
15 Promontory-USB/OC	47CPU Power 1P8/1P8_S5	
16 Promontory-CLK/ACPI/GPIO	48CPU Power VDDP MP8712	
17 Promontory-Power / 18 Promontory-GND	49 CPU Power Connector/PWRGD	
19 PCIE X16(X8*2) SLOT	50 CPU Power IR35201 12 Phase	
20 PCIE Switch	51 CPU Power IR3598	
21 M.2_1 Connector	52 CPU Phase 1-4	
22 WIFI & BT	53 CPU Phase 5-8	
23 / 24 M2_2 Connector/M2_2 Swtch	54 CPU Phase 9-12 NB Phase 1-2	
25 PCIE 1X 4X	55 CPU Power NB S5	
26 SIO NCT6795D	56 RT9553 CURRENT SENSE	
27 HW monitor/Debug LED/NCT7718	57 ATX/Front Panel	
28 CPU/SYS FAN X2 TYPE J	58 EZ-Debug LED	
29 PUMP FAN TYPE J 2A	59 LED MCU Control	
30 SYS FAN X3 TYPE K	60 LED Board Side Stripline	
31 LAN E2500	61 JRGB JRAINBOW1 JCORSAIR1	
32 Audio ALC1220-1	62 LED DIMM/PCIE	
33 Audio ALC1220-2	63 RTC Circuit/Moat Cap	
34 USB Rear PS2+USB2.0	64 USB Flash BIOS	
35 USB Rear USB3.0	65 BOM Option	




MICRO-STAR INT'L CO.,LTD		
MS-7C35		
Size Custom	Document Description Cover Sheet	Rev 10
Date: Wednesday, March 06, 2019	Sheet 2	of 75







Not supported PCIe on AMD Family 15h Models 60h-6Fh

Only supported on AMD Family 17h/Models 00h-0Fh

Not supported on AMD Family 15h Models 60h-6Fh







$IB = (AMD_HDT PWR - V_{be}) / 4.7k$
 $(1.8 - 0.95) / 4.7k = 0.181mA$
 $IC = (V_c - V_{ce}) / 10k$
 $(1.8 - 0.2) / 10k = 0.16mA$
 $B * Ib > Ic = 10 * 0.181 = 1.81 > 0.16$
 $IB = (V_b - V_{be}) / 10k$
 $(1.75 - 0.95) / 10k = 0.08mA$
 $B * Ib > Ic = 10 * 0.08 = 0.8 > 0.16$
 $IC = (V_c - V_{ce}) / 10k$
 $(3.3 - 0.2) / 10k = 0.16mA$
 $IB = (AMD_HDT PWR - V_{be}) / 4.7k$
 $(1.8 - 0.95) / 4.7k = 0.181mA$
 $IC = (V_c - V_{ce}) / 10k$
 $(1.8 - 0.2) / 10k = 0.16mA$
 $B * Ib > Ic = 10 * 0.181 = 1.81 > 0.16$
 $IB = (V_b - V_{be}) / 10k$
 $(1.75 - 0.95) / 10k = 0.08mA$
 $B * Ib > Ic = 10 * 0.08 = 0.8 > 0.16$
 $IC = (V_c - V_{ce}) / 10k$
 $(3.3 - 0.2) / 10k = 0.16mA$

MICRO-STAR INT'L CO.,LTD			
MS-7C35			
Size	Document Description	Rev	
Custom	AM4 Display/Audio	10	
Date:	Wednesday, March 06, 2019	Sheet	5 of 75


Strapping Options



	LPCCLK0	LPCCLK1	SIO_LFRAME
PULL HIGH	LPC device Boot Fail Timer Enabled	Configured for Internal clock generator (Default)	SPI ROM (Default)
PULL LOW	LPC device Boot Fail Timer Disabled (Default)	Configured for External clock generator ????	LPC ROM




	AGPIO3	SPI_CLK	SYSREST#
PULL HIGH	Enhanced Reset logic (Default)	Use 48Mhz crystal clock and generate both internal and external clocks (Default)	Normal reset mode (Default)
PULL LOW	Traditional Reset logic	Use 100Mhz PCIE clock as reference clock and generate internal clocks only	short reset mode





	RTCCLK
PULL HIGH	RTC Coin Battery is on board (Default)
PULL LOW	RTC Coin Battery is not on board





MICRO-STAR INT'L CO.,LTD			
MS-7C35			
Size Custom	Document Description AM4 LPC/SPI/USB/CLK/STRAP	Rev 10	
Date: Wednesday, March 06, 2019	Sheet	7	of 75





SPI ROM (1.8V)

















DIMM SLOT PN BY SPEC



DDR VREF





(place resistors close to DIMMs)






				MICRO-STAR INT'L CO.,LTD	
				MS-7C35	
Size Custom	Document Description DDR4-POWER/GND-1			Rev 10	
Date: Wednesday, March 06, 2019		Sheet	12	of 75	

DDR VREF

(place resistors close to DIMMs)



DDRIV-288P_BLACK-RH-10




DDRIV-288P_BLACK-RH-10



MICRO-STAR INT'L CO.,LTD

MS-7C35

Size	Document Description	Rev
Custom	DDR4-POWER/GND-2	10
Date: Wednesday, March 06, 2019	Sheet 13 of 75	






















MICRO-STAR INT'L CO.,LTD


MS-7C35

Size Custom Document Description **Promontory-PCIE/SATA/SATAE** Rev 10

Date: Wednesday, March 06, 2019 Sheet 14 of 75










I²C Programming

Address assignment

A6	A5	A4	A3	A2	A1	A0	R/W
1	1	1	AD5	AD2	AD1	0	1=R, 0=W


GL SDA0A0 R541 X OR R553 X OR SDA0A0 6.10.30.56.64.67.68.69.70
GL SCLK0 R553 X OR SCLK0 6.10.30.56.64.67.68.69.70

For PCIE1 & PCIE2 & PCIE3 TX Library default





	AD3	AD2	AD1	Address
GL1	0	1	0	E1 E0
GL2	0	0	1	E3 E2
GL3	1	0	0	F1 F0
GL4	1	0	1	F3 F2

RX Library结构



RX Library结构



MICRO-STAR INT'L CO.,LTD



MS-7C35

Size Custom	Document Description PCIE Switch	Rev 10
-------------	--	--------


Date: Wednesday, March 06, 2019 | Sheet 20 of 75

PCIE GEN4 MUX


For PCIE1 & PCIE3



SMBus separate circuit



PCIE Lanes control circuit



	PCIE_CNTL	X8_M_EN#
Auto	1	1
Manual x16	0	1
Manual x8, x8	0	0




MICRO-STAR INT'L CO.,LTD
MS-7C35

Size	Document Description	Rev
Custom	PCIE Switch	10



Date: Wednesday, March 06, 2019 | Sheet 21 of 75

PCIEX1 12V 0.5A
3.3V weak 375mA

3.3V
12V 3.0A
0.5A



Footprint: SLOT_PCIEXP100_5



	HW_BIOS_MODE	X1_M_EN#	X1_ENABLE#	PCI_E3	PCI_E5
PCI_E3 IN	1	1	1	Yes	No
PCI_E5 IN	1	0	0	No	Yes
ALL IN	1	0	0	No	Yes
PCI_E3 IN	0	1	1	Yes	No
PCI_E5 IN	0	1	1	Yes	No
ALL IN	0	1	0	Yes	No

MICRO-STAR INT'L CO.,LTD

MS-7C35

Size Custom Document Description

PCIE 1X 4X


Date: Wednesday, March 06, 2019

Sheet 22 of 75

Rev 10



M.2 Connector

Not supported PCIe on AMD TYPE0 CPU



MSI			
MICRO-STAR INT'L CO.,LTD			
MS-7C35			
Size	Document Description	Rev	
Custom	M.2_1 Connector	10	
Date:	Thursday, March 07, 2019	Sheet	23 of 75

M.2 Connector







MICRO-STAR INT'L CO.,LTD

MS-7C35

Size Custom	Document Description M2_2 Connector	Rev 10
Date: Thursday, March 07, 2019		Sheet 24 of 75



M.2 Connector





Wireless1
Wireless

SCREW8 SCREW7
SCREW SCREW





10uF+0.1uF+0.01uF at one end of socket in support of 3.3 V3V pins 2 and 4.
10uF+0.1uF+0.01uF at the other end of the socket in support of 3.3 V3V pins 70 and 72.

	MICRO-STAR INT'L CO.,LTD		
	MS-7C35		
	Size Custom	Document Description WIFI & BT	Rev 10
	Date: Wednesday, March 06, 2019	Sheet 26 of 75	




HW Monitor - Voltage


SIO HM Voltage over 2.048V will not detect






Power Fault detect through VIN0,VIN1




Inform BIOS disable VIN2 with Power Fault



Under PM BOT




DEBUG LED





Placement) 瑞癸


(DGH1=Post4/DGL1=Post3/DGH0=Post2/DGL0=Post1)



Debug LED OFF BIOS control



RESET





Co-lay FCH Reset for meet FCH sequence. See 5553/



MICRO-STAR INT'L CO.,LTD

MS-7C35

Size	Document Description	Rev
Custom	HW monitor/Debug LED/NC7718	10
Date:	Wednesday, March 06, 2019	Sheet 28 of 75




MICRO-STAR INT'L CO.,LTD

MS-7C35

Size Custom	Document Description CPU/SYS FAN X2 TYPE J	Rev 10
Date: Wednesday, March 06, 2019	Sheet 29 of 75	

TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

2.GPIO パBIOSち伝 PWM/DC MODE



1. GENERAL DESCRIPTION


The NCT5605Y is a general purpose input/output IC with SMBus™ which provides 14 GPI/O pins. It also can provide SMBus™ address setting pins to set the address during power- on reset or from external reset.


NCT5605Y SMBus™ Address is:

0	0	1	1	A2	A1	A0	R/W
---	---	---	---	----	----	----	-----

TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE


2.GPIO パBIOSち伝 PWM/DC MODE





MICRO-STAR INT'L CO.,LTD		
MS-7C35		
Size	Document Description	Rev
Custom	SYS FAN X3 TYPE K	10
Date: Wednesday, March 06, 2019		Sheet 32 of 75









1.Mode GPIO BIOS can swtich PWM/DC MODE




MS-7C35

Size Custom	Document Description SYS FAN X3 TYPE K	Rev 10
Date: Wednesday, March 06, 2019		Sheet 33 of 75

RTL8125 2.5G LAN



```
POW_MODEL
3.3V:ISOLATEB,PERSTB,CLKREQB,LANWAKEB,GPI,GPIO8 is 1.8V
GND :ISOLATEB,PERSTB,CLKREQB,LANWAKEB,GPI,GPIO8 is 3.3V
pls check PCH voltage level
```



pls check the power well of the PCH input CLKREQ# buffer.
if PCH Side have pull up RL12 can be remove



if PCH Side have pull up RL14.RL15 can be remove



ISOLATEB :S0 to High,S3/S4 to Low
if POW_MODE Set 1.8V, Change pull up to VCC1.8
Don't pull up to VDD18_8125



If POW_MODEL setting 1.8V
Change pull up to 1.8V Main power




MICRO-STAR INT'L CO.,LTD



MS-7C35

Size Custom	Document Description Clock Buffer	Rev 10
Date: Wednesday, March 06, 2019		Sheet 34 of 75

2.5V; 0.2291A
 $(3.3V - 2.5V) * (0.2291A) = 0.18328W$








2V; 0.1569A
 $(3.3V - 2V) * (0.1569A) = 0.2039W$



MSI			
MICRO-STAR INT'L CO.,LTD			
MS-7C35			
Size	Document Description	Rev	
Custom	Clock Buffer	10	
Date: Wednesday, March 06, 2019	Sheet	35	of 75

LAN2-- I211AT



```
LED1 low is Orange 1000
LED2 low is Green 100
```



MICRO-STAR INT'L CO.,LTD

MS-7C35

	Size
--	------

Document Description



LAN E2500

Rev
10


Date: Wednesday, March 06, 2019

Sheet 36 of 75


ALC1220




Es9018Q2C



Along SW1




Along SW2




MICRO-STAR INT'L CO.,LTD

MS-7C35




Size Custom	Document Description USB Charger	Rev 10
Date: Wednesday, March 06, 2019		Sheet 38 of 75



Rear Line OUT De-POP circuit
(De-pop circuit for Rear Line out & Front Headphone out)



Analog



MICRO-STAR INT'L CO.,LTD

MS-7C35

Size	Custom
------	--------



m	Document Description Audio ALC1220-2
---	--

Rev	
10	

Date: Wednesday, March 06, 2019








Sheet 39 of 75

PS2+USB





TVS P/N:
D0G-45B0510-I14

layout note:
C21 must close to TVS pin5
TVS must near KB_MS1 connector and route without branch
Varistor must close to TVS and route without branch




USB Power



	MICRO-STAR INT'L CO.,LTD		
	MS-7C35		
	Size Custom	Document Description USB Rear PS2+USB2.0	Rev 10
	Date: Wednesday, March 06, 2019		Sheet 40 of 75

GL850G USB2.0 HUB

5V_FUSB






USB3.0

7 APU_USB_SSTX0+ <<< C181 C0.22u6.3X APU_SSTX0+
7 APU_USB_SSTX0- <<< C183 C0.22u6.3X APU_SSTX0-

7 APU_USB_SSRX0+ <<< C207 C0.33u6.3X APU_SSRX0+
7 APU_USB_SSRX0- <<< C213 C0.33u6.3X APU_SSRX0-



7 APU_USB_SSTX1+ <<< C187 C0.22u6.3X APU_SSTX1+
7 APU_USB_SSTX1- <<< C190 C0.22u6.3X APU_SSTX1-

7 APU_USB_SSRX1+ <<< C197 C0.33u6.3X APU_SSRX1+
7 APU_USB_SSRX1- <<< C205 C0.33u6.3X APU_SSRX1-





7 APUUSB0- <<< APUUSB0-
7 APUUSB0+ <<< APUUSB0+

7 APUUSB1- <<< APUUSB1-
7 APUUSB1+ <<< APUUSB1+




Typel/2/3/4 High Active




MICRO-STAR INT'L CO.,LTD			
MS-7C35			
Size	Document Description	Rev	
Custom	USB Rear USB3.0	10	
Date:	Wednesday, March 06, 2019	Sheet	42 of 75


Rear USB3.1 Redriver




USB Type-C MUX with Configuration Channel (CC)



TYPE-A




TYPE-C




Current Mode

3A under S0 mode
1.5A under S3 mode



L - Default for 900mA
M - Mid (500K) for 1.5A
H - High (10K) for 3A

ESD Protection



USB3.0
D0G-06A0
D0G-05A0
D0G-45B0




MICRO-STAR INT'L CO.,LTD


MS-7C35

Size Custom	Document Description ASM1143 USB3.1	Rev 10
Date: Wednesday, March 06, 2019	Sheet 43 of 75	

Rear USB3.1 Redriver






		EQ	FG
USB3_TX4	A	R	F
USB3_RX4	B	R	L
USB3_TX3	C	R	F
USB3_RX3	D	R	L








		FG	dB	
0	-3	0 to GND		
R	-1.5	68K to GND		
F	0	NC		
1	2	0 to VDD		

EQ	dB	
0	10.9	0 to GND
R	6.7	68K to GND
F	8.9	NC
1	13.1	0 to VDD








USB 3.1








MICRO-STAR INT'L CO.,LTD		
Size Custom	Document Description Type A+C	Rev 10
Date: Wednesday, March 06, 2019	Sheet 44 of 75	

Front USB2.0









Front USB3.1 GEN1





MICRO-STAR INT'L CO.,LTD		
MS-7C35		
Size	Document Description	Rev
Custom	USB Front Side	10
Date: Wednesday, March 06, 2019		Sheet 45 of 75

USB 3.1-Type-C USB Type-C MUX with Configuration Channel (CC)





ESD Protection
NEAR CONNECTOR



MICRO-STAR INT'L CO.,LTD

Size Custom	Document Description ASM1562 REAR USB3.1	Rev 10
Date: Wednesday, March 06, 2019		Sheet 46 of 75

SATA Connector




MICRO-STAR INT'L CO.,LTD


MS-7C35

Size Custom	Document Description SATA Connector	Rev 10
Date: Wednesday, March 06, 2019	Sheet 47 of 75	

5VDIMM FOR DDR



5VDUAL For 3VSB CPU 1.8V VDDP



For power 700W solution (only for uP7501+uP7506 for 3VSB solution)
The power supply VCC3 delay 12ms after VCC5 assert.
The chip U7501 5VDRV1 work when the VCC5 ready
(When VCC5 up to 4.2V and the 5VDRV1 delay 6ms assert), but
VCC3 not ready and let the 3VSB sequence fail.


Remove for 3VSB Converter not need VCC3 ctrl

SIO_3VA


$$V_{out} = V_{ref} * (1 + (R1/R2))$$

$$= 0.8 * (1 + (10K/3.16K))$$

$$= 3.33V$$



3VSB



$$V_{out} = V_{ref} + (R1 * R4 * V_{ref}) / (R2 * (R1 + R4))$$

$$= 0.6 + (80.6k * 499k * 0.6) / (15.4k * (80.6k + 499k))$$

$$= 3.304V$$

3VSB_PHASE1 R731 X 0R0805 C910 X 2700p50N4
reserve snubber



MICRO-STAR INT'L CO.,LTD

MS-7C35

Size	Document Description	Rev
Custom	ACPI 5VDIMM 5VDUAL & 3VSB	10
Date: Wednesday, March 06, 2019	Sheet 48 of 75	

FOR CHIP_SOC


1.05V
S0:9A OCP 16A

Input Current = (12A*1V)/12V/0.8 = 1.25A
Choke Isat = 8A
Irms=Iout*SQRT((Vo/Vi)*(1-(Vo/Vi)))
=12*SQRT((1/12)*(1-(1/12))) = 3.316A
Choke Irms = 5 A

$$L = \frac{V_{out}}{(f_{sw} \cdot \Delta I_{ripple})} \cdot (1 - \frac{V_{out}}{V_{in}})$$
$$\frac{1}{(700K \cdot 12 \cdot 0.3) \cdot (1 - \frac{1}{12})} = 0.432 \mu H$$
$$\frac{1}{(700K \cdot 12 \cdot 0.5) \cdot (1 - \frac{1}{12})} = 0.218 \mu H$$


$$I_{rms} = I_{out} \cdot \sqrt{\frac{D}{N} - (D)^2}$$

OCP=16A



FOR CHIP_SOC_S5

1V@1A




MICRO-STAR INT'L CO.,LTD			
MS-7C35			
Size	Document Description	Rev	
Custom	PM-NB681GD-1.05V/GS7133-2.5V	10	
Date:	Wednesday, March 06, 2019	Sheet	49 of 75

Promontory-2.5V

2.5V; 5A OCP 8A

Input Current= (5.5A*1.05V)/12V/0.8=0.625A
I_{rms}=I_{out}*SQRT((V_o/V_i)*(1-(V_o/V_i)))
=5*SQRT((1.2/12*(1-(1.2/12))) = 1.5A



MICRO-STAR INT'L CO.,LTD

MS-7C35

Size	Document Description	Rev
Custom	CPU Power NB SS	10
Date: Wednesday, March 06, 2019		Sheet 50 of 75

DDR4_1.2V 15.5A+9.5A+1.2A=26.2A


15.5A FOR CPU

9.5A FOR 4DIMM


1.2A FOR DDR VTT

VID	Reference Voltage (V)
H	0.675
L	0.75


$I_{rms} = I_{out} * \sqrt{D/N - (D)^2}$
 $D = V_{out}/V_{in} = 1.9/5 = 0.38$
 $N = \text{Phase number} = 1$
 $= 26.2A * \sqrt{0.38 - 0.1444}$
 $= 12.7A$




Pull up change by layout




2015.07.14 Add +12V loading



$V_{out} = 0.8V * (1 + R204/R208) = 0.8V * (1 + 10k/19.6k) = 1.208V$



$I_B = (V_{PP25} - V_{be}) / 5.7K$
 $(2.5 - 0.95) / 5.7K = 0.272mA$
 $I_C = (ATX_5VSB - V_{ce}) / 10K$
 $(3 - 0.2) / 10K = 0.48mA$
 $I_B * h_{fe} * 0.4 = 0.272mA * 12 * 0.4 = 3.26mA > I_C = 0.48mA$



OCP target=35A

OCPSET:min 5Kohm

R232=6.8K

$OCP = (R232 * 10uA) / R_{dson}$
 $= (R232 * 10uA) / 4m/2$
 $= 34A$

$OCP = (R232 * 10uA) / R_{dson}$
 $= (R232 * 10uA) / 3.3m/2$
 $= 41A$



D03-4C02403-005 : 4 mohm

D03-4C02403-005 : 3.3mohm

MICRO-STAR INT'L CO.,LTD			
MS-7C35			
Size	Document Description	Rev	
Custom	DDR Power-RT8125E	10	
Date:	Wednesday, March 06, 2019	Sheet	52 of 75

2.5A

R11-0000013-W08



L04-01074U0-T15

CPU_P8_BST_1 CPU_P8_BST_R

R397 0R/6 C445 0.22u16X4

CPU_P8_PHASE 1

L5 1.0uA11mS

R370 567K1%4 X

C411 220pS0N4

R366 499R1%4

CPU_P8_FB

VFB=0.6V

R367 R369 C390 stuff for stability

R360 1KR1%4

R398 487R1%4

C404 22u6 3X6

C405 22u6 3X6

C406 22u6 3X6

C407 0.1u6X4

CPU_P8_OV 69

CP9 X COPPER

MP2329GG

PGND-1 PGND-2 PGND-3


9C-2329G0C-M03

out = Vref * (1 + (R368/R372))

= 0.6 * (1 + (1K/487))



= 1.83V

VFB: 10uA (sinking) * 1KR = 10mV




0.5A

EN Hi:1.16V~1.29V



CPU_VDDP_S0

0.9V
SO:8.5A



TYPE0_CPU_SEL:
1:TYPE 2
0:TYPE 0


CPU_VDDP_EN:
0:TYPE 2
1:TYPE 0

6,7,55 TYPE0_CPU_SEL >> CPU_VDDP_EN 53

CPU	TYPE	TYPE0_CPU_SEL	TYPE1_CPU_SEL	CPU_VDDP_EN
BR	0	1	0	SPEC no support
NA	X	0	0	0
SR	2	1		CPU VDDP NOT SUPPORT TYPE2
RV/ZP	3	0	1	1
MTS	4	1		CPU VDDP NOT SUPPORT TYPE2


CPU_VDDP_S5

0.9V
SO:1A




MICRO-STAR INT'L CO.,LTD			
MS-7C35			
Size	Document Description	Rev	
Custom	CPU Power VDDP MP8712	10	
Date:	Wednesday, March 06, 2019	Sheet	54 of 75

VRM_Enable circuit



ALL POWER GOOD MUX



SPEC no Support


CPU VDDP NOT SUPPORT TYPE2

CPU VDDP NOT SUPPORT TYPE4

CPU	TYPE	TYPE1_CPU_SEL	TYPE0_CPU_SEL
BR	0	0	1
NA		0	0
SR	2	1	1
RV/ZP	3	1	0
MTS	4	1	1

S0 PG

S5 PG











MICRO-STAR INT'L CO.,LTD


MS-7C35

Size	Document Description	Rev
Custom	CPU Power Connector/PWRGD	10
Date: Wednesday, March 06, 2019	Sheet 55 of 75	

		BOOT VOLTAGE
SVC	SVD	Pre_PWROK Metal VID
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8



SOC: ICC
Max 75A
LL: 2.1 mohm
OCP: 100A



Phase 1 close to CPU power pin.

VR_HOT 125

VR_HOT 115

0x26:RH=18K,RL=13K

		VR53	VR54	VC20	VR58	VR57	VR59	VR60
Default	Temp	6.49k	10k	100p	X	0R	X	0R
	VAUXSEN	5.76k	1k	0.01u	0R	X	0R	X





MICRO-STAR INT'L CO.,LTD

MS-7C35


Size Custom	Document Description CPU Power IR35201 12 Phase	Rev 10
Date: Wednesday, March 06, 2019	Sheet 56 of 75	







VCORE Double





MICRO-STAR INT'L CO.,LTD		
MS-7C35		
Size	Document Description	Rev
Custom	CPU Power IR3598	10
Date: Wednesday, March 06, 2019		Sheet 57 of 75









MICRO-STAR INT'L CO.,LTD

MS-7C35

Size	Document Description	Rev
Custom	CPU Phase 5-8	10
Date: Wednesday, March 06, 2019	Sheet 59 of 75	




MICRO-STAR INT'L CO.,LTD

MS-7C35



Size	Document Description	Rev
Custom	CPU Phase 9-12 NB Phase 1-2	10
Date:	Wednesday, March 06, 2019	Sheet 60 of 75

RT9553 CURRENT SENSE


VCORE EDC MAC 140A
NB EDC MAX75A

Default:Hi ;Acitve:UP

```
Vcore:480A ,SOC:100A
OCP:56A
```



CPU POWER CONNECTOR



Close Power Connector

$$I_{rms} = I_{out} * \text{SQRT}\{D/N - (D)^2\}$$

CORE:

$$D = V_{out} / V_{in} = 1.6 / 12 = 0.133$$

N=Phase number=12

$$=140A \cdot \text{SQRT}(0.133/12 - 0.133 \cdot 0.133)$$

$$= 12 \text{ A}$$

$$I_{out} = 80A, I_{rms} = 7.68A$$

NB:


$$D = V_{out} / V_{in} = 1.2 / 12 = 0.1$$

N=Phase number=2


$$=75A*\text{SQRT}(0.05-0.01)$$

=15A

$$I_{out} = 50A, I_{rms}=10A$$




+12VIN_GND1	+12VIN_GND2	LED	+12VIN_ALERT#(for BIOS show warning message)
0	0	OFF	OFF
0	1	OFF	ON
1	0	OFF	ON
1	1	ON	ON




MICRO-STAR INT'L CO.,LTD

MS-7C35

Size Custom	Document Description RT9553 CURRENT SENSE	Rev 10
Date: Wednesday, March 06, 2019		Sheet 61 of 75




EZ Debug LED



GPIO	GPIO97	GPIO98	GPIO99	GPIO100
LED	GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW
防滅	GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)

AMD AMP Detect LED



LED	x16	x8	x4
PCIE2	Red	White	White

GPIO	EGPIO95	EGPIO96
LED	GPI PULL HIGH	GPI PULL HIGH
防滅	GPI (default LOW)	GPI (default LOW)





MICRO-STAR INT'L CO.,LTD



MS-7C35

Size Custom	Document Description EZ-Debug LED Control	Rev 10
Date: Wednesday, March 06, 2019	Sheet 63 of 75	



If you use ADC function, need to separate VREF from AVDD and 4 09VREF stuff for VREF.




EXTERNAL POWER INPUT



JT1 for FW update




IO COVER LED




MICRO-STAR INT'L CO.,LTD			
MS-7C35			
Size Custom	Document Description LED MCU Control		Rev 10
Date: Wednesday, March 06, 2019		Sheet 64	of 75


JRGB1




JRAINBOW2



JRAINBOW1




JCSAIR1



MICRO-STAR INT'L CO.,LTD





MS-7C35

Size	Document Description	Rev
Custom	JRGB JRAINBOW1 JCORSAIR1	10
Date: Wednesday, March 06, 2019	Sheet 65 of 75	





RTC & Clear CMOS Circuit

Placement Bottom Side



Slave Address:
11010000 , Wite , E0
11010001 , Read , E1




MICRO-STAR INT'L CO.,LTD

MS-7C35


Size	Document Description	Rev
Custom	RTC Circuit/Moat Cap	10
Date:	Wednesday, March 06, 2019	Sheet 66 of 75

USB Flash BIOS


Host USB connector






Clear CMOS&Flash Back button




REAR Flash BIOS USB PORT 9




MICRO-START INT'L CO.,LTD.		
Title USB Flash BIOS		
Size	Document Number	Rev
Custom	MS-7C35	10
Date:	Wednesday, March 06, 2019	Sheet 67 of 75




HEAT SINK




CPU Socket



Simulation





MANUAL PART



0901 Modify DDR_COVER1 PIN X1.X2.X3.X4.X5 Connect to GND

Optics Orientation Holes



	MICRO-STAR INT'L CO.,LTD		
	MS-7C35		
	Size Custom	Document Description BOM Option	Rev 10
	Date: Thursday, March 07, 2019	Sheet 70 of 75	